About the Product
The Celeron II is based on a .18 micron process and uses a FC-PGA package. It has 32KB of L1 cache and a 256-bit wide bus for its 128KB of on-die L2 cache running at core speed. At 667MHz, it uses a 10x multiplier. Comes with SSE SIMD instructions.
