Neoseeker : Articles : CPU : Socket 775 : Core 2 Extreme QX9650 Launch & Review - 45nm Yorkfield aka Penryn is here!
Hardware Newsletter:
Email:

News Headlines
New Articles
Compare Prices

Motherboards
Abit
ASUS
Gigabyte
MSI
DFI
Intel
Tyan
More...

Processors
AMD
Intel
More...

Memory
DDR
DDR2
SDRAM
More...

Video Cards
ATI
eVGA
XFX
Sapphire
More...

search for lowest prices

send article   hardware newsletter   article comments (16)   Lowest prices check
Core 2 Extreme QX9650 Launch & Review - 45nm Yorkfield aka Penryn is here! - PAGE 2
William Henning - Monday, October 29th, 2007


Changes to Architecture

Intel is pulling no punches with its Penryn core.  Some of the changes they've implemented are targetted directly at server platforms, while others are generally useful alround.

L2 Cache changes

The L2 cache has been increased to 6MB, a 50% increase, with 24 way associativity. Quad core packages will therefore have a total of 12MB of L2 cache, further reducing the number of cache “misses” that will be encountered by most software.

The “split load” capability will reduce the current penalty for reading a data item where parts of the item are located in two different cache lines.

Radix-16 Divider

By doubling the number of quotient bits computed in each iteration of a division instruction from two bits of quotient to four, integer and floating point divide (and modulus) operations are doubled in speed.



Virtualization

The improved virtualization entry and exit times – averaging a 25% to 75% gain – will lower the overhead for virtual machines, and as virtualization is becoming common in server space, it is a welcome optimization.  Neoseeker itself earlier this year had replaced 2 of its servers with new virtual servers running a total of 5 VM's, and we know other sites that have gone this route, so virtualisation is something all of you are using indirectly every day and is an especially exciting topic for new CPUs.



Store Forwarding & Improved OS synchronization support:

Store forwarding allows a read of a memory location to occur from the write pipe even if  a mis-aligned write to main memory has not occurred yet; interrupts can be enabled and disabled faster and locked instructions can also execute faster – this should be a benefit in high I/O interrupt situations such as database servers.

Deep Power Down Technology

A new power management state significantly reduces power consumption during idle periods by adding a deeper “sleep” state that flushes caches, saves internal micro-architecture state and shuts off power to inactive cores and their L2 cache.

Dynamic Acceleration Technology

When one or more cores are inactive, the performance of an active core can be automatically boosted while still remaining within the power envelope of the chip – this basically sounds like automatically overclocking some active cores when other cores are inactive, so for example, on a quad core system, if two cores were idle during game play, the two active cores speed would automatically be boosted.


Article Index

1.Introduction
2.Changes to Architecture
3.New SSE4 instructions
4.Test Setup & Benchmarks
5.Business Winstone & Content Creation
6.Sandra Tests
7.WinRAR & WinRAR MT
8.RightMark Read & Write
9.LAME MP3 & TMPGEnc
10.Rendering Tests
11.Call of Duty & Commanche 4
12.Doom 3 & Halo
13.Jedi Knight & Unreal Tournament
14.Quake 4 & World In Conflict
15.Penryn improvements explored
16.Overclocking the Yorkfield/QX9650
17.Overclocked QX9650 Business Winstone & Content Cre
18.Overclocked QX9650 Sandra Tests
19.Overclocked QX9650 WinRAR & WinRAR MT
20.Overclocked QX9650 RightMark Read & Write
21.Overclocked QX9650 RightMark Latency & Bandwidth
22.Overclocked QX9650 RightMark Lame MP3 & TMPGEnc
23.Overclocked QX9650 Rendering Tests
24.Overclocked QX9650 Call of Duty & Commanche 4
25.Overclocked QX9650 Doom3 & Halo
26.Overclocked QX9650 Jedi Knight & Unreal Tournament
27.Overclocked QX9650 Quake 4 & World In Conflict
28.Power Consumption & Conclusion

Submit our article to: diggDigg this! de.le.ciousdel.icio.us

Get updates when we publish new articles
Email Address:

(0.0429/d/aeon)